

Integrated Circuit Systems, Inc.

ICS94215

Preliminary Product Preview

Programmable System Clock Chip for AMD - K7™ processor

Recommended Application:

VIA KX/KT133 style chipset

Output Features:


- 1 Differential pair open drain CPU clocks
- 1 CPU clock @ 3.3V
- 13 SDRAM @ 3.3V
- 6 PCI @3.3V,
- 1 48MHz, @3.3V fixed.
- 1 24/48MHz @ 3.3V
- 2 REF @3.3V, 14.318MHz.

Features:

- Programmable ouput frequency.
- Programmable ouput rise/fall time.
- Programmable PCI_F and PCICLK skew.
- Spread spectrum for EMI control typically by 7dB to 8dB,
 - with programmable spread percentage.
- Watchdog timer technology to reset system if over-clocking causes malfunction.
- Uses external 14.318MHz crystal.
- FS pins for frequency select

Block Diagram

Pin Configuration



48-Pin 300mil SSOP

* Internal Pull-up Resistor of 120K to VDD

PLL2 48MHz 24_48MHz /2 XTAL X1 REF (1:0) X2 OSC CPUCLK PLL1 CPU DIVDER CPUCLKC0 Stop Spread Spectrum CPUCLKT0 SEL24_48# PCI DIVDER PCICLK (4:0) Control SDATA Logic PCICLK_F SCLK FS (3:0) Config. SDRAM DRIVER SDRAM (11:0) Reg. PD# SDRAM OUT CPU_STOP# BUFFER IN -

Functionality

EGO	E 02	FG 1	EGO	CPU	PCICLK
FS3	FS2	FS1	FS0	(MHz)	(MHz)
0	0	0	0	90.00	30.00
0	0	0	1	95.00	31.67
0	0	1	0	101.00	33.67
0	0	1	1	102.00	34.00
0	1	0	0	100.90	33.57
0	1	0	1	103.00	34.33
0	1	1	0	105.00	35.00
0	1	1	1	100.00	33.33
1	0	0	0	107.00	35.67
1	0	0	1	109.00	36.33
1	0	1	0	110.00	36.67
1	0	1	1	111.00	37.00
1	1	0	0	113.00	37.67
1	1	0	1	115.00	38.33
1	1	1	0	117.00	39.00
1	1	1	1	133.30	33.33

PRODUCT PREVIEW documents contain information on new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

Third party brands and names are the property of their respective owners.

94215 Rev B 01/02/00

Preliminary Product Preview



Pin Descriptions

	DD1	D11		
RI		PWR	Ref (0:2), XTAL power supply, nominal 3.3V	
2	EF0	OUT	14.318 Mhz reference clock. This REF output is the STRONGER buffer for ISA BUS loads	
	PU_STOP# ^{1, 2}	IN	This asynchronous input halts CPUCLKT, CPUCLKC & at logic "0" level when driven low.	
3,9,16,22, 33,39,45, 47 GI	ND	PWR	Ground	
4 X	1	IN	Crystal input, has internal load cap (36pF) and feedback resistor from X2	
5 X.		OUT	Crystal output, nominally 14.318MHz. Has internal load cap (36pF)	
6,14 V	DD2	PWR	Supply for PCICLK_F and PCICLK (0:4), nominal 3.3V	
7	CICLK_F	OUT	Free running PCI clock not affected by PCI_STOP# for power management.	
М	IODE ^{1, 2}	IN	Pin 17, pin 18 function select pin, 1=Desktop Mode, 0=Mobile Mode. Latched Input.	
8	S3 ^{1, 2}	IN	Frequency select pin. Latched Input. Internal Pull-down to GND	
o PC	CICLK0	OUT	PCI clock output	
10 SE	EL24_48# ^{1, 2}	IN	Logic input to select 24 or 48MHz for pin 25 output	
PC	CICLK1	OUT	PCI clock output.	
	CICLK(2:4)	OUT	PCI clock outputs.	
	UFFER IN	IN	Input to Fanout Buffers for SDRAM outputs.	
17, 18, 20, 21, 28, 29, 31, 32, 34, 35,37,38	DRAM (11:0)	OUT	SDRAM clock outputs, Fanout Buffer outputs from BUFFER IN pin (controlled by chipset).	
19,30,36 VI	DD3	PWR	Supply for SDRAM (0:12) nominal 3.3V.	
23 SI	DATA	IN	Data input for I ² C serial input, 5V tolerant input	
24 SC	CLK	IN	Clock input of I ² C input, 5V tolerant input	
25 24	4_48MHz	OUT	24MHz/48MHz clock output	
25 FS	S1 ^{1, 2}	IN	Frequency select pin. Latched Input.	
48	8MHz	OUT	48MHz output clock	
26 FS	SO ^{1, 2}	IN	Frequency select pin. Latched Input	
	DD4	PWR	Power for 24 & 48MHz output buffers and fixed PLL core.	
	DRAM_OUT	OUT	Reference clock for SDRAM zero delay buffer	
	D# ^{1, 2}	IN	Powers down chip, active low	
	DDCPU	PWR	Supply for CPU clock 3.3V	
	PUCLKT0	OUT	"True" clocks of differential pair CPU outputs. These open drain	
44 CI	PUCLKC0	OUT	"Complementory" clocks of differential pair CPU outputs. These open drain outputs need an external 1.5V pull-up.	
46 CI	PUCLK	OUT	3.3V CPU clock output powered by pin 42	
48 RI	EF1	OUT	14.318 MHz reference clock.	
+0 FS	S2 ^{1, 2}	IN	Frequency select pin. Latched Input	

Notes:

1: Internal Pull-up Resistor of 120K to 3.3V on indicated inputs

Bidirectional input/output pins, input logic levels are latched at internal power-on-reset. Use 10Kohm resistor to program logic Hi to VDD or GND for logic low.

Third party brands and names are the property of their respective owners.



General Description

The ICS94215 is a main clock synthesizer chip for AMD-K7 based systems with VIA style chipset. This provides all clocks required for such a system.

The **ICS94215** belongs to ICS new generation of programmable system clock generators. It employs serial programming I^2C interface as a vehicle for changing output functions, changing output frequency, configuring output strength, configuring output to output skew, changing spread spectrum amount, changing group divider ratio and dis/enabling individual clocks. This device also has ICS propriety 'Watchdog Timer' technology which will reset the frequency to a safe setting if the system become unstable from over clocking.

Mode Pin - Power Management Input Control

MODE, Pin 7 (Latched Input)	Pin 2
0	CPU_STOP# (Input)
1	REF0 (Output)



General I²C serial interface information for the ICS94215

How to Write:

- Controller (host) sends a start bit.
- Controller (host) sends the write address $D2_{(H)}$
- ICS clock will *acknowledge*
- Controller (host) sends a dummy command code
- ICS clock will *acknowledge*
- Controller (host) sends a dummy byte count
- ICS clock will *acknowledge*
- Controller (host) starts sending *Byte 0 through Byte 20* (see Note)
- ICS clock will *acknowledge* each byte *one at a time*
- Controller (host) sends a Stop bit

How to Write:						
Controller (Host)	ICS (Slave/Receiver)					
Start Bit						
Address D2 _(H)						
	ACK					
Dummy Command Code						
	ACK					
Dummy Byte Count						
	ACK					
Byte 0						
	ACK					
Byte 1	1.01/					
	ACK					
Byte 2	A.0.K					
Dite 2	ACK					
Byte 3	ACK					
Byte 4	ACA					
Byte 4	ACK					
Byte 5						
2,000	ACK					
Byte 6						
2	ACK					
0						
0	0					
0	0					
	0					
Byte 18						
	ACK					
Byte 19						
	ACK					
Byte 20	101/					
	ACK					
Stop Bit						

*See notes on the following page.

How to Read:

- Controller (host) will send start bit.
- Controller (host) sends the read address D3 (H)
- ICS clock will *acknowledge*
- ICS clock will send the byte count
- Controller (host) acknowledges
- ICS clock sends Byte 0 through byte 8 (default)
- ICS clock sends *Byte 0 through byte X (if X_(H) was written to byte 8).*
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a stop bit

How to Read:					
Controller (Host)	ICS (Slave/Receiver)				
Start Bit					
Address D3 _(H)					
	ACK				
	Byte Count				
ACK					
	Byte 0				
ACK					
АСК	Byte 1				
ACK	Puto 2				
ACK	Byte 2				
ACK	Byte 3				
ACK	Dyic 0				
	Byte 4				
АСК					
	Byte 5				
ACK					
	Byte 6				
ACK					
If 7 _H has been written to B8	Byte 7				
ACK					
0	0				
0	0				
	0				
If 12 _H has been written to B8	Puted 9				
ACK	Byte18				
-	Dute 40				
If 13 _H has been written to B8	Byte 19				
ACK					
If 14 _H has been written to B8	Byte 20				
ACK					
Stop Bit					



Preliminary Product Preview

Brief I²C registers description for ICS94215 Programmable System Frequency Generator

Register Name	Byte	Description	PWD Default
Functionality & Frequency Select Register	0	Output frequency, hardware / I ² C frequency select, spread spectrum & output enable control register.	See individual byte description
Output Control Registers	1-6	Active / inactive output control registers/latch inputs read back.	See individual byte description
Vendor ID & Revision ID Registers	7	Byte 11 bit[7:4] is ICS vendor id - 1001. Other bits in this register designate device revision ID of this part.	See individual byte description
Byte Count Read Back Register	8	Writing to this register will configure byte count and how many byte will be read back. Do not write 00 _H to this byte.	08 _H
Watchdog Timer Count Register	9	Writing to this register will configure the number of seconds for the watchdog timer to reset.	10 _H
Watchdog Control Registers	10 Bit [6:0]	Watchdog enable, watchdog status and programmable 'safe' frequency' can be configured in this register.	000,0000
VCO Control Selection Bit	10 Bit [7]	This bit select whether the output frequency is control by hardware/byte 0 configurations or byte 11&12 programming.	0
VCO Frequency Control Registers	11-12	These registers control the dividers ratio into the phase detector and thus control the VCO output frequency.	Depended on hardware/byte 0 configuration
Spread Spectrum Control Registers	13-14	These registers control the spread percentage amount.	Depended on hardware/byte 0 configuration
Group Skews Control Registers	15-16	Increment or decrement the group skew amount as compared to the initial skew.	See individual byte description
Output Rise/Fall Time Select Registers	17-20	These registers will control the output rise and fall time.	See individual byte description

Notes:

- 1. The ICS clock generator is a slave/receiver, I²C component. It can read back the data stored in the latches for verification. Readback will support standard SMBUS controller protocol. **The number of bytes to readback is defined by writing to byte 8.**
- 2. When writing to byte 11 12, and byte 13 14, they must be written as a set. If for example, only byte 14 is written but not 15, neither byte 14 or 15 will load into the receiver.
- 3. The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode)
- 4. The input is operating at 3.3V logic levels.
- 5. The data byte format is 8 bit bytes.
- 6. To simplify the clock generator I²C interface, the protocol is set to use only Block-Writes from the controller. The bytes must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte has been transferred. The Command code and Byte count shown above must be sent, but the data is ignored for those two bytes. The data is loaded until a Stop sequence is issued.
- 7. At power-on, all registers are set to a default condition, as shown.



Serial Configuration Command Bitmap Byte0: Functionality and Frequency Select Register (default = 0)

Bit	Description									PWD
	Bit2	Bit7 FS3	Bit6 FS2	Bit5 FS1	Bit4 FS0	VCO/REF Divider	VCO Mz	CPUCLK MHz	PCICLK MHz	
	0	0	0	0	0	440/35	180.00	90.00	30.00	-
	0	0	0	0	1	491/37	190.01	95.00	31.67	-
	0	0	0	1	0	395/28	201.99	101.00	33.67	-
	0	0	0	1	1	513/36	201.00	101.00	34.00	-
	0	0	1	0	0	451/32	201.80	102.00	33.57	-
	0	0	1	0	1	446/31	206.00	103.00	34.33	
	0	0	1	1	0	484/33	210.00	105.00	35.00	
	0	0	1	1	1	447/32	200.01	100.00	33.33	
	0	1	0	0	0	284/19	214.02	107.00	35.67	-
	0	1	0	0	1	472/31	218.01	109.00	36.33	-
	0	1	0	1	0	507/33	219.98	110.00	36.67	-
	0	1	0	1	1	496/32	221.93	111.00	37.00	-
	0	1	1	0	0	363/23	225.98	113.00	37.67	
	0	1	1	0	1	514/32	229.99	115.00	38.33	-
Bit	0	1	1	1	0	474/29	234.03	117.00	39.00	Note 1
(2,7:4)	0	1	1	1	1	391/21	266.59	133.30	33.33	
	1	0	0	0	0	352/21	240.00	120.00	40.00	
	1	0	0	0	1	454/26	250.02	125.00	31.25	
	1	0	0	1	0	345/19	259.99	130.00	32.50	
	1	0	0	1	1	467/25	267.46	133.73	33.43	
	1	0	1	0	0	396/21	270.00	135.00	33.75	
	1	0	1	0	1	421/22	274.00	137.00	34.25	
	1	0	1	1	0	466/24	278.01	139.00	34.75	
	1	0	1	1	1	376/27	199.39	100.00	33.33	
	1	1	0	0	0	352/18	280.00	140.00	35.00	
	1	1	0	0	1	519/26	285.81	143.00	35.75	
	1	1	0	1	0	486/24	289.94	145.00	36.25	
	1	1	0	1	1	496/24	295.91	148.00	37.00	
	1	1	1	0	0	440/21	300.00	150.00	37.50	
	1	1	1	0	1	433/20	309.99	155.00	38.75	
	1	1	1	1	0	419/18	333.30	166.66	41.67	
	1	1	1	1	1	427/23	265.82	133.33	33.33	
Bit 3	0-Frequency is selected by hardware select, latched inputs 1- Frequency is selected by Bit 2,7:4							0		
Bit 1	0- Normal 1- Spread spectrum enable ± 0.35% Center Spread								1	
Bit 0		unning istate		tputs						0

Note: Default at power-up will be for latched logic inputs to define frequency, as displayed by Bit 3.



Preliminary Product Preview

Byte 1: CPU, Active/Inactive Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	-	X	FS2#
Bit 6	46	1	CPUCLK
Bit 5	-	1	(Reserved)
Bit 4	-	X	FS3#
Bit 3	40	1	SDRAM_OUT
Bit 2	-	X	(SEL24_48#)#
Bit 1	43,44	1	CPUCLK0 enable (both differential pair. "True" and Complimentary")
Bit 0	-	1	(Reserved)*

Note:

* It is recommended to drive this bit to 0.

Byte 3: SDRAM, Active/Inactive Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	-	1	(Reserved)
Bit 6	-	1	(Reserved)
Bit 5	26	1	48MHz
Bit 4	25	1	24_48MHz
Bit 3	17	1	SDRAM 11
Bit 2	18	1	SDRAM 10
Bit 1	20	1	SDRAM 9
Bit 0	21	1	SDRAM 8

Byte 5: Peripheral , Active/Inactive Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	-	1	(Reserved)
Bit 6	-	1	(Reserved)
Bit 5	-	1	(Reserved)
Bit 4	-	Х	MODE#
Bit 3	-	Х	FS1#
Bit 2	-	1	(Reserved)
Bit 1	48	1	REF1
Bit 0	2	1	REF0

Notes:

- 1. Inactive means outputs are held LOW and are disabled from switching.
- 2. Latched Frequency Selects (FS#) will be inverted logic load of the input frequency select pin conditions.

Byte 2: PCI, Active/Inactive Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	-	Х	FS0#
Bit 6	7	1	PCICLK_F
Bit 5	-	1	(Reserved)
Bit 4	13	1	PCICLK4
Bit 3	12	1	PCICLK3
Bit 2	11	1	PCICLK2
Bit 1	10	1	PCICLK1
Bit 0	8	1	PCICLK0

Byte 4: SDRAM , Active/Inactive Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit 7	28	1	SDRAM 7
Bit 6	29	1	SDRAM 6
Bit 5	31	1	SDRAM 5
Bit 4	32	1	SDRAM 4
Bit 3	34	1	SDRAM 3
Bit 2	35	1	SDRAM 2
Bit 1	37	1	SDRAM 1
Bit 0	38	1	SDRAM 0

Byte 6: Peripheral , Active/Inactive Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit7	-	0	Reserved (Note)
Bit6	-	0	Reserved (Note)
Bit5	-	0	Reserved (Note)
Bit4	-	0	Reserved (Note)
Bit3	-	0	Reserved (Note)
Bit2	-	1	Reserved (Note)
Bit1	-	1	Reserved (Note)
Bit0	-	0	Reserved (Note)

Note: Don't write into this register, writing into this register can cause malfunction



Byte 7: Vendor ID and Revision ID Register

Bit	PWD	Description
Bit 7	0	Vendor ID
Bit 6	0	Vendor ID
Bit 5	1	Vendor ID
Bit 4	Х	Revision ID
Bit 3	Х	Revision ID
Bit 2	Х	Revision ID
Bit 1	Х	Revision ID
Bit 0	Х	Revision ID

Byte 9: Watchdog Timer Count Register

Bit	PWD	Description
Bit 7	0	
Bit 6	0	The decimal representation of these
Bit 5	0	8 bits correspond to 290ms or 1ms
Bit 4	0	the watchdog timer will wait before
Bit 3	0	it goes to alarm mode and reset the
Bit 2	0	frequency to the safe setting. Default
Bit 1	0	at power up is 290ms.
Bit 0	0	

Byte 11: VCO Frequency Control Register

Bit	PWD	Description
Bit 7	Х	VCO Divider Bit0
Bit 6	Х	REF Divider Bit6
Bit 5	Х	REF Divider Bit5
Bit 4	Х	REF Divider Bit4
Bit 3	Х	REF Divider Bit3
Bit 2	Х	REF Divider Bit2
Bit 1	Х	REF Divider Bit1
Bit 0	Х	REF Divider Bit0

Note: The decimal representation of these 7 bits (Byte 11 [6:0]) + 2 is equal to the REF divider value .

Notes:

1. PWD = Power on Default

Byte 8: Byte Count and Read Back Register

Bit	PWD	Description
Bit 7	0	Reserved
Bit 6	0	Reserved
Bit 5	0	Reserved
Bit 4	0	Reserved
Bit 3	1	Reserved
Bit 2	0	Reserved
Bit 1	0	Reserved
Bit 0	0	Reserved

Byte 10: VCO Control Selection Bit & Watchdog Timer Control Register

Bit	PWD	Description
Bit 7	0	0=Hw/B0 freq / 1=B11 & 12 freq
Bit 6	0	WD Enable 0=disable / 1=enable
Bit 5	0	WD Status 0=normal / 1=alarm
Bit 4	1	WD Safe Frequency, Byte 0 bit 2
Bit 3	0	WD Safe Frequency, FS3
Bit 2	0	WD Safe Frequency, FS2
Bit 1	0	WD Safe Frequency, FS1
Bit 0	0	WD Safe Frequency, FS0

Note: FS values in bit [0:4] will correspond to Byte 0 FS values. Default safe frequency is same as 00000 entry in byte0.

Byte 12: VCO Frequency Control Register

Bit	PWD	Description
Bit 7	X	VCO Divider Bit8
Bit 6	X	VCO Divider Bit7
Bit 5	X	VCO Divider Bit6
Bit 4	X	VCO Divider Bit5
Bit 3	X	VCO Divider Bit4
Bit 2	X	VCO Divider Bit3
Bit 1	X	VCO Divider Bit2
Bit 0	X	VCO Divider Bit1

Note: The decimal representation of these 9 bits (Byte 12 bit [7:0] & Byte 11 bit [7]) + 8 is equal to the VCO divider value. For example if VCO divider value of 36 is desired, user need to program 36 - 8 = 28, namely, 0, 00011100 into byte 12 bit & byte 11 bit 7.



Preliminary Product Preview

Byte 13: Spread Sectrum Control R	Register
-----------------------------------	----------

Bit	PWD	Description
Bit 7	X	Spread Spectrum Bit7
Bit 6	X	Spread Spectrum Bit6
Bit 5	X	Spread Spectrum Bit5
Bit 4	X	Spread Spectrum Bit4
Bit 3	X	Spread Spectrum Bit3
Bit 2	X	Spread Spectrum Bit2
Bit 1	X	Spread Spectrum Bit1
Bit 0	X	Spread Spectrum Bit0

Note: Please utilize software utility provided by ICS Application Engineering to configure spread spectrum. Incorrect spread percentage may cause system failure.

Byte 15: Output Skew Control

Bit	PWD	Description
Bit 7	0	
Bit 6	0	PCI_F Skew Control
Bit 5	0	
Bit 4	0	
Bit 3	0	
Bit 2	0	PCICLK [0:4] Skew Control
Bit 1	0	FCICLK [0.4] Skew Collitor
Bit 0	0	

Byte 17: Output Rise/Fall Time Select Register

Bit	PWD	Description
Bit 7	1	CPUCLKT0
Bit 6	1	CPUCLKC0
Bit 5	X	Reserved
Bit 4	0	CPUCLK
Bit 3	1	SDRAM OUT: Slow Rote Control
Bit 2	0	SDRAM_OUT: Slew Rate Control
Bit 1	1	SDRAM [0:11] Slew Rate Control
Bit 0	0	SDRAW [0.11] Siew Rate Collifor

Notes:

1. PWD = Power on Default

- 2. The power on default for byte 13-20 depends on the harware (latch inputs FS[0:4]) or I²C (Byte 0 bit [1:7]) setting. Be sure to read back and re-write the values of these 8 registers when VCO frequency change is desired for the first pass.
- 3. If Byte 8 bit 7 is driven to "1" meaning programming is intended, Byte 21-24 will lose their default power up value.

Byte 14: Spread Sectrum Control Register

Bit	PWD	Description
Bit 7	Х	Reserved
Bit 6	Х	Reserved
Bit 5	X	Reserved
Bit 4	Х	Spread Spectrum Bit12
Bit 3	Х	Spread Spectrum Bit11
Bit 2	X	Spread Spectrum Bit10
Bit 1	Х	Spread Spectrum Bi 9
Bit 0	X	Spread Spectrum Bit8

Note: Please utilize software utility provided by ICS Application Engineering to configure spread spectrum. Incorrect spread percentage may cause system failure.

Byte 16: Output Skew Control

Bit	PWD	Description
Bit 7	Х	Reserved
Bit 6	Х	Reserved
Bit 5	Х	Reserved
Bit 4	Х	Reserved
Bit 3	Х	Reserved
Bit 2	Х	Reserved
Bit 1	Х	Reserved
Bit 0	X	Reserved

Byte 18: Output Rise/Fall Time Select Register

Bit	PWD	Description	
Bit 7	1	PCI [0:4]: Slew Rate Control	
Bit 6	0	rCI [0.4]. Slew Kate Collubi	
Bit 5	1	PCI_F Slew Rate Control	
Bit 4	0	rCI_r Siew Rate Collitor	
Bit 3	1	8MHz: Slew Rate Control	
Bit 2	0	48MHZ: Slew Rate Collitor	
Bit 1	1	24MHz: Slew Rate Control	
Bit 0	0	24MINZ. SIEW Kale Collifor	



Bit	PWD	Description
Bit 7	X	Reserved
Bit 6	X	Reserved
Bit 5	X	Reserved
Bit 4	X	Reserved
Bit 3	X	Reserved
Bit 2	X	Reserved
Bit 1	X	Reserved
Bit 0	X	Reserved

Byte 20: Reserved Register

Bit	PWD	Description
Bit 7	X	Reserved
Bit 6	X	Reserved
Bit 5	X	Reserved
Bit 4	X	Reserved
Bit 3	X	Reserved
Bit 2	X	Reserved
Bit 1	X	Reserved
Bit 0	X	Reserved

Note: Byte 19 and 20 are reserved registers, these are unused registers writing to these registers will not affect device performance or functinality.

VCO Programming Constrains

VCO Frequency	. 150MHz to 500MHz
VCO Divider Range	8 to 519
REF Divider Range	2 to 129
Phase Detector Stability	0.3536 to 1.4142
Useful Formula	
VCO Frequency = 14.31818 x V	/CO/REF divider value
Phase Detector Stabiliy = 14.02	$38 \mathrm{x} (\mathrm{VCO} \mathrm{divider} \mathrm{value})^{-0.5}$

To program the VCO frequency for over-clocking.

- 0. Before trying to program our clock manually, consider using ICS provided software utilities for easy programming.
- 1. Select the frequency you want to over-clock from with the desire gear ratio (i.e. CPU:SDRAM:3V66:PCI ratio) by writing to byte 0, or using initial hardware power up frequency.
- 2. Write 0001, 1001 (19_H) to byte 8 for readback of 21 bytes (byte 0-20).
- 3. Read back byte 11-20 and copy values in these registers.
- 4. Re-initialize the write sequence.
- 5. Write a '1' to byte 9 bit 7 and write to byte 11 & 12 with the desired VCO & REF divider values.
- 6. Write to byte 13 to 20 with the values you copy from step 3. This maintains the output spread, skew and slew rate.
- 7. The above procedure is only needed when changing the VCO for the 1st pass. If VCO frequency needed to be changed again, user only needs to write to byte 11 and 12 unless the system is to reboot.

Note:

- 1. User needs to ensure step 3 & 7 is carried out. Systems with wrong spread percentage and/or group to group skew relation programmed into bytes 13-16 could be unstable. Step 3 & 7 assure the correct spread and skew relationship.
- 2. If VCO, REF divider values or phase detector stability are out of range, the device may fail to function correctly.
- 3. Follow min and max VCO frequency range provided. Internal PLL could be unstable if VCO frequency is too fast or too slow. Use 14.31818MHz x VCO/REF divider values to calculate the VCO frequency (MHz).
- 4. ICS recommends users, to utilize the software utility provided by ICS Application Engineering to program the VCO frequency.
- 5. Spread percent needs to be calculated based on VCO frequency, spread modulation frequency and spreadamount desired. See Application note for software support.





Absolute Maximum Ratings

Supply Voltage	5.5V
Logic Inputs	GND –0.5 V to V_{DD} +0.5 V
Ambient Operating Temperature	0°C to +70°C
Storage Temperature	-65°C to +150°C

Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Electrical Characteristics - Input/Supply/Common Output Parameters

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input High Voltage	V _{IH}		2))	V _{DD} +0.3	V
Input Low Voltage	V _{IL}		V _{SS} -0.3	\geq	0.8	V
Input High Current	I _{IH}	$V_{IN} = V_{DD}$	\geq		5	μA
Input Low Current	I _{IL1}	$V_{IN} = 0$ V; Inputs with no pull-up resistors	-5			μΑ
Input Low Current	I _{IL2}	$V_{IN} = 0$ V; Inputs with pull-up resistors	-200			μΑ
Operating	I _{DD3.30P66}	$C_{\rm L} = 0 \text{ pF}; \text{ Select } @ 66 \text{MHz}$				
Supply Current	I _{DD3.3OP100}	$C_L = 0 \text{ pF}$; Select @ 100MHz			180	mA
	I _{DD3.3OP133}	$C_L = 0 \text{ pF}$; Select @ 133MHz		\square		
Power Down	PD				600	μA
Input frequency	F _i	$V_{DD} = 3.3 V;$	12	14.318	16	MHz
Input Capacitance ¹	C _{IN}	Logic Inputs		,	5	pF
input Capacitance	C _{INX}	X1 & X2 pins	27		45	pF
Clk Stabilization ¹	T _{STAB}	From $V_{DD} = 3.3$ V to 1% target Freq.			3	ms
	tcpu-sdram		-125		125	
Skew ¹	tcpu-pci	$V_{\rm T} = 50\%$	-100		100	ps
	tcpu-agp		-500		500	

 $T_A = 0 - 70^{\circ}$ C; Supply Voltage $V_{DD} = 3.3$ V+/-5% (unless otherwise stated)

¹Guaranteed by design, not 100% tested in production.



Electrical Characteristics - USB, REF(0:1)

 $T_A = 0 - 70^{\circ} \text{ C}; V_{DD} = 3.3 \text{ V} + -5\%; C_L = 20 \text{ pF} \text{ (unless otherwise stated)}$

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Output High Voltage	Voh5	$I_{OH} = -12 \text{ mA}$	2.4			V
Output Low Voltage	Vol5	$I_{OL} = 9 \text{ mA}$			0.4	V
Output High Current	Іон5	$V_{OH} = 2.0 V$			-22	mA
Output Low Current	Iol5	$V_{OL} = 0.8 V$	16			mA
Rise Time ¹	t _{r5}	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$		\square	4	ns
Fall Time ¹	tв	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$	6		4	ns
Duty Cycle ¹	dt5	V _T = 50%	45	2)	55	%

¹Guaranteed by design, not 100% tested in production.

Electrical Characteristics - CPUCLK (Open Drain)

 $T_A = 0 - 70^{\circ} \text{ C}; V_{DD} = 3.3 \text{ V} + -5\%; C_L = 20 \text{ pF} \text{ (unless otherwise stated)}$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance	Zo	$V_0 = V_X$	~			Ω
Output High Voltage	V _{OH2B}	Termination to V _{pull-up(external)}			1.2	V
Output Low Voltage	V _{OL2B}	Termination to V _{pull-up(external)}			0.4	V
Output Low Current	I _{OL2B}	$V_{0L} = 0.3 V$	18			mA
Rise Time ¹	t _{r2B}	$V_{OL} = 0.3 \text{ V}, V_{OH} = 1.2 \text{ V}$			0.9	ns
Fall Time ¹	t _{f2B}	$V_{OH} = 1.2 \text{ V}, V_{OL} = 0.3 \text{ V}$	<u> </u>		0.9	ns
Differential voltage-AC ¹	V _{DIF}	Note 2	0.4		$V_{pullup(external)} + 0.6$	V
Differential voltage-DC ¹	V _{DIF}	Note 2	0.2		$V_{pullup(external)} + 0.6$	V
Differential Crossover Voltage ¹	v _x	Note 3	550		1100	mV
Duty Cycle ¹	d _{t2B}	$V_{\rm T} = 50\%$	45		55	%
Skew ¹	t _{sk2B}	VT = 50%			200	ps
Jitter, Cycle-to-cycle ¹	t _{jcyc-cyc2B}	$V_T = V_X$			250	ps
Jitter, Absolute ¹	t _{jabs2B}	VT = 50%	-250		+250	ps

Notes:

1 - Guaranteed by design, not 100% tested in production.

2 - V_{DIF} specifies the minimum input differential voltages (V_{TR} - V_{CP}) required for switching, where V_{TR} is the "true" input level and V_{CP} is the "complement" input level.

3 - Vpullup_(external) = 1.5V, Min = Vpullup_(external)/2-150mV; Max=(Vpullup_(external)/2)+150mV



Electrical Characteristics - CPUCLK

 $T_A = 0 - 70^{\circ} \text{ C}; V_{DD} = 3.3 \text{ V} + -5\%, V_{DDL} = 2.5 \text{ V} + -5\%; C_L = 20 \text{ pF} \text{ (unless otherwise stated)}$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	V _{OH2B}	$I_{OH} = -12.0 \text{ mA}$	2			V
Output Low Voltage	V _{OL2B}	$I_{OL} = 12 \text{ mA}$			0.4	V
Output High Current	I _{OH2B}	V _{OH} = 1.7 V			-19	mA
Output Low Current	I _{OL2B}	$V_{OL} = 0.7 V$	19			mA
Rise Time	t_{r2B}^{1}	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.0 \text{ V}$		\sim	1.6	ns
Fall Time	t _{f2B} ¹	$V_{OH} = 2.0 \text{ V}, V_{OL} = 0.4 \text{ V}$			1.6	ns
Duty Cycle	d _{t2B} ¹	V _T = 1.25 V	45	2	55	%
Skew	t _{sk2B} ¹	V _T = 1.25 V	\sim	S	175	ps
Jitter, Cycle-to-cycle	t _{jcyc-cyc2B} ¹	V _T = 1.25 V	1		250	ps
Jitter, One Sigma	t _{j1s2B} ¹	V _T = 1.25 V	\geq		150	ps
Jitter, Absolute	t_{jabs2B}^{1}	V _T = 1.25 V	-250		+250	ps

¹Guaranteed by design, not 100% tested in production.

Electrical Characteristics - PCICLK(0:4) $T_A = 0 - 70^{\circ}$ C; $V_{DD} = 3.3$ V +/-5%; $C_L = 30$ pF (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	Voh1	$I_{OH} = -11 \text{ mA}$	2.6			V
Output Low Voltage	Vol1	IoL = 9.4 mA		γ	0.4	V
Output High Current	Іон1	Voh = 2.0 V		2	-16	mA
Output Low Current	Ioli	$V_{OL} = 0.8 V$	19			mA
Rise Time ¹	trl	$V_{OL} = 0.4 V, V_{OH} = 2.4 V$			2	ns
Fall Time ¹	tfl	$V_{OH} = 2.4 V, V_{OL} = 0.4 V$			2	ns
Duty Cycle ¹	d _{t1}	V _T = 50%	45		55	%
Skew ¹ (window)	T _{sk} ¹	VT = 1.5V			500	ps

¹Guaranteed by design, not 100% tested in production.



Electrical Characteristics - PCICLK_F

 $T_A = 0 - 70^{\circ} \text{ C}; V_{DD} = 3.3 \text{ V} + -5\%; C_L = 20 \text{ pF} \text{ (unless otherwise stated)}$

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Output High Voltage	Voh1	$I_{OH} = -11 \text{ mA}$	2.6			V
Output Low Voltage	Vol1	IOL = 9.4 mA			0.4	V
Output High Current	Іон1	$V_{OH} = 2.0 V$			-12	mA
Output Low Current	Iol1	$V_{OL} = 0.8 V$	12			mA
Rise Time ¹	t _{r1}	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$			2	ns
Fall Time ¹	tfi	$V_{OH} = 2.4 \text{ V}, \text{ Vol} = 0.4 \text{ V}$			2	ns
Duty Cycle ¹	d _{t1}	$V_{\rm T} = 50\%$	45		55	%
Skew ¹ (window)	${T_{sk}}^1$	VT = 1.5V			200	ps

¹Guaranteed by design, not 100% tested in production.



Electrical Characteristics - 24MHz, 48MHz $T_A = 0 - 70^{\circ}$ C; $V_{DD} = 3.3$ V +/-5%, $V_{DDL} = 2.5$ V +/-5%; $C_L = 20$ pF (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	Voh5	$I_{OH} = -16 \text{ mA}$	2.4	21Δ	27	V
Output Low Voltage	Vol5	$I_{OL} = 9 \text{ mA}$		$\langle \rangle$	0.4	V
Output High Current	Іон5	$V_{OH} = 2.0 V$			-22	mA
Output Low Current	Iol5	$V_{OL} = 0.8 V$	16	$\langle \rangle$		mA
Rise Time ¹	tr5	$V_{OL} = 0.4 V, V_{OH} = 2.4 V$	X		4	ns
Fall Time ¹	tß	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$			4	ns
Duty Cycle ¹	dt5	V _T = 50%	45		55	%
Jitter, One Sigma ¹	tj1s5	V _T = 1,5 V			0.5	ns
Jitter, Absolute ¹	tjabs5	$V_{\rm T} = 1.5 {\rm V}$	-1		_1	ns

¹Guaranteed by design, not 100% tested in production.



Shared Pin Operation - Input/Output Pins

The I/O pins designated by (input/output) on the ICS94215 serve as dual signal functions to the device. During initial power-up, they act as input pins. The logic level (voltage) that is present on these pins at this time is read and stored into a 5-bit internal data latch. At the end of Power-On reset, (see AC characteristics for timing values), the device changes the mode of operations for these pins to an output function. In this mode the pins produce the specified buffered clocks to external loads.

To program (load) the internal configuration register for these pins, a resistor is connected to either the VDD (logic 1) power supply or the GND (logic 0) voltage potential. A 10 Kilohm (10K) resistor is used to provide both the solid CMOS programming voltage needed during the power-up programming period and to provide an insignificant load on the output clock during the subsequent operating period. Figure 1 shows a means of implementing this function when a switch or 2 pin header is used. With no jumper is installed the pin will be pulled high. With the jumper in place the pin will be pulled low. If programmability is not necessary, than only a single resistor is necessary. The programming resistors should be located close to the series termination resistor to minimize the current loop area. It is more important to locate the series termination resistor close to the driver than the programming resistor.





Fig. 1



PD# Timing Diagram

The power down selection is used to put the part into a very low power state without turning off the power to the part. PD# is an asynchronous active low input. This signal needs to be synchronized internal to the device prior to powering down the clock synthesizer.

Internal clocks are not running after the device is put in power down. When PD# is active low all clocks need to be driven to a low value and held prior to turning off the VCOs and crystal. The power up latency needs to be less than 3 mS. The power down latency should be as short as possible but conforming to the sequence requirements shown below. CPU_STOP# is considered to be a don't care during the power down operations. The REF and 48MHz clocks are expected to be stopped in the LOW state as soon as possible. Due to the state of the internal logic, stopping and holding the REF clock outputs in the LOW state may require more than one clock cycle to complete.




Notes:

- 1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS94215 device).
- 2. As shown, the outputs Stop Low on the next falling edge after PD# goes low.
- 3. PD# is an asynchronous input and metastable conditions may exist. This signal is synchronized inside this part.
- 4. The shaded sections on the VCO and the Crystal signals indicate an active clock.
- 5. Diagrams shown with respect to 133MHz. Similar operation when CPU is 100MHz.



CPU_STOP# Timing Diagram


CPU_STOP# is an asychronous input to the clock synthesizer. It is used to turn off the CPU clocks for low power operation. CPU_STOP# is synchronized by the **ICS94215**. The minimum that the CPU clock is enabled (CPU_STOP# high pulse) is 100 CPU clocks. All other clocks will continue to run while the CPU clocks are disabled. The CPU clocks will always be stopped in a low state and start in such a manner that guarantees the high pulse width is a full pulse. CPU clock on latency is less than 4 CPU clocks.



Notes:

- 1. All timing is referenced to the internal CPU clock.
- 2. CPU_STOP# is an asynchronous input and metastable conditions may exist. This signal is synchronized to the CPU clocks inside the ICS94215.
- 3. All other clocks continue to run undisturbed.





300	mil	SSOP
000		000.

SYMBOL	In Millin	neters	In Inches		
	COMMON D		COMMON DIMENSIONS		
	MIN	MAX	MIN	MAX	
A	2.413	2.794	.095	.110	
A1	0.203	0.406	.008	.016	
b	0.203	0.343	.008	.0135	
С	0.127	0.254	.005	.010	
D	SEEVAF	RIATIONS	SEE VARIATIONS		
E	10.033	10.668	.395	.420	
E1	7.391	7.595	.291	.299	
е	0.635 BASIC		0.025 BASIC		
h	0.381	0.635	.015	.025	
L	0.508	1.016	.020	.040	
N	SEE VARIATIONS		SEE VARIATIONS		
α	0°	8°	0°	8°	

VARIATIONS

Ν	Dn	nm.	D (inch)		
	MIN	MAX	MIN	MAX	
48	15.748	16.002	.620	.630	
			JEDEC MO-118 DOC#10-0034	6/1/00 REVB	

Ordering Information

